ALAMEDA, CA -- (Marketwired) -- 08/13/13 -- Verific Design Automation (), provider of SystemVerilog, Verilog and VHDL parsers, today announced that Tabula () has added Verific's SystemVerilog parser as front-end support to version 2.7.1 of its Stylus® compiler.Tabula, advancing high-performance ...
↧